After an information transfer is initiated by writing to the SPDR data register, the processor may poll the SPSR status register until the SPIF flag is set. Any of these circumstances might generate an interrupt if the SPIE (SPI interrupt allow) bit in the SPCR control register is set. Multiple receivers could also be related to such a network in a linear, multidrop bus.